Fpga verilog project jobs

Hi I have a basys 3 and I want to create sine wave then to apply a FFT (with IP FFT) and the data to be transfered through UART to a serial port in a real time form. Please is it possible this and which will be the cots?. 115200 bauds, 50Hz sine frequency. Cheers, Nikos

I am looking for an expert in Verilog/Quartus II I will share the details of my task in chat

We are seeking a highly skilled and experienced Electrical Engineer to join our team. This role focuses on leveraging the Xilinx Vitis framework and extensive FPGA expertise to design, develop, and optimize high-performance systems for our bleeding-edge prototypes. Our prototypes will support dynamic deployment of our software to chipsets of various manufactures. You will be supporting our team in building and designing our prototyping lab where we plan to use Xilinx FPGAs for rapid prototyping various configurations of our software and hardware platforms. The hardware you will be developing will be used in configurations that allow dynamic deployment of various AI/ML models to operate in this new architecture. We have tested two generations successfully and we’re read...

Digital Design Project-FPGA We are looking for a skilled FPGA designer who is experienced with Intel platforms. The main function of the FPGA design will be UART communication using FPGA SOC. The project needs to be completed within 1 week. Ideal Skills and Experience: - Strong knowledge and experience with Intel FPGA platforms - Expertise in UART communication - Familiarity with digital design principles and methodologies - Ability to meet tight deadlines and deliver high-quality results - Excellent problem-solving and debugging skills

I am looking for a programmer to help me with my project. Programming Language: VHDL Timeframe: ASAP Skills and Experience: - Proficiency in VHDL programming language - Experience in developing and implementing VHDL designs - Familiarity with FPGA programming - Strong problem-solving skills and attention to detail - Ability to work efficiently and meet tight deadlines Project Details: - The project involves developing and implementing VHDL designs for a specific application. - The programmer will be responsible for coding, testing, and debugging the designs. - The project needs to be completed as soon as possible, so the ability to work quickly and efficiently is crucial. If you have experience in VHDL programming and are available to start immediat...

I am looking for an experienced FPGA developer to help me develop an IP core for signal processing using the Smartfusion2 FPGA. The desired functionality of the IP core is signal processing, and the required performance level is medium. Skills and Experience: - Strong knowledge and experience in FPGA development - Expertise in signal processing algorithms and techniques - Familiarity with the Smartfusion2 FPGA platform - Ability to optimize performance for medium-level requirements

...am looking for a LabVIEW FPGA expert who can assist me in designing and implementing a data acquisition system using specific hardware. Hardware Requirements: - The candidate should have experience with the specific hardware that I have in mind for this project. Project Purpose: - The primary purpose of this LabVIEW FPGA project is data acquisition. Program Assistance: - I need assistance with creating the entire LabVIEW FPGA program for this project. Ideal Skills and Experience: - Proficiency in LabVIEW FPGA programming. - Experience in designing and implementing data acquisition systems. - Knowledge of the specific hardware that will be used for this project. - Strong problem-solving and troubleshooting skills. - Atte...

I need a simple circuit using common hardware parts that measures the high width of a TTL pulse and if it exceeds 3 seconds a logic output is set high as an alarm. If the pulse becomes shorter than 3 seconds the logic output is set low so alarm is turned off. A 32768Hz clock is available. Maybe a ...parts that measures the high width of a TTL pulse and if it exceeds 3 seconds a logic output is set high as an alarm. If the pulse becomes shorter than 3 seconds the logic output is set low so alarm is turned off. A 32768Hz clock is available. Maybe a 74HC series binary counter might work. Or specify your own clock generator. We want simple 74HC logic, or 4000 logic. Not MCU and not FPGA. When we choose the circuit we will build it to confirm it works before award...

Please Sign Up or Login to see details.

Project Title: NTT hardware implementation verilog I am looking for a freelancer who can help me with the implementation of a Radix-2 NTT hardware in Verilog. Requirements: - Strong experience in Verilog programming - Knowledge of Radix-2 NTT algorithm - Familiarity with cryptography and encryption techniques The ideal candidate should: - Have experience in FPGA or ASIC technology - Be able to suggest suitable FPGA or ASIC technology for the implementation - Understand the specific requirements of cryptography in the context of NTT implementation This project is focused on the implementation of a Radix-2 NTT hardware for the purpose of cryptography. If you have the necessary skills and experience, please submit your proposal.

I am looking for a freelancer who can assist me with the RTL implementation for my digital circuit design project. Requirements: - Experience in digital circuit design and RTL implementation - Familiarity with Verilog programming language - Ability to work with limited guidance and rough design ideas Skills and Experience: - Proficiency in Verilog programming language - Strong knowledge of digital circuit design and RTL implementation - Ability to interpret and work with rough design ideas - Attention to detail and ability to problem-solve If you have the skills and experience required for this project, please submit your proposal.

I am looking for an experienced Verilog coder to help me design a simple digital circuit. I have a rough idea of what I want the circuit to do, but I am open to suggestions and input from the freelancer. The ideal candidate should have experience in designing digital circuits using Verilog and be able to work with a simple level of complexity.

What is the target device for the custom firmware? DMA FPGA XILINIX 7 FPGA / XC7K325T FPGA high-performance chips I am looking for an experienced freelancer to develop custom firmware for a specific DMA card model, PCILeech (Terminator Z1 specifically) + other squirrel PCILeech cards. The firmware needs to be compatible with EAC, BE, Faceit, and Vanguard anti-cheats. It has to be able to disguise my DMA device exactly like another device with the same config space and return the same buffers as the second device we are trying to emulate, basically I need it to act and look exactly like another PCIe device. Requirements and Features: - I am open to suggestions for specific requirements and features for the firmware. - The firmware should be optimized for gaming purpo...

FPGA Dma board Custom Firmware Im looking to get a firmware for my dma card that bypasses all anti cheats and is fully emulated. Details: Artix 7 fpga dma card Example (link):

FPGA Dma board Custom Firmware Im looking to get a firmware for my dma card that bypasses all anti cheats and is fully emulated. Details: Artix 7 fpga dma card Example (link):

Description: Create a Hardware-Software Codesign version of the k-mean...data mining algorithm that partitions n samples into k clusters (note: the k-nearest neighbor classifier algorithm used in machine learning can leverage the cluster centers produced by the k-means clustering algorithm). The problem is in general NP-hard but heuristic algorithms have been developed that quickly converge to a local optimum solution. We will consider one of those algorithms in this project. I have provided a C code version of the k-means clustering algorithm, and a Vivado block diagram and memory layout (explained below) that you will use as a starting point. You will need to study the C version and then decide which components to implement as a VHDL module using the BRAM (you also used BRAM in HI...

I am looking for a freelanc...- Experience in implementing Ethernet on FPGA-based systems - Ability to work with constraints and specific requirements related to Ethernet implementation - Understanding of networking principles and protocols -Ability to make ppt slides of task done in an orderly step manner. I can also provide you with some prior information regarding our task and some past work done on this ,which will make it even more easier for you. Successful freelancers should include their past work, experience, and detailed project proposals in their application. The deadline for completing the Ethernet implementation project is flexible. We can have next project in line up(which will be paid in a new contract of course) which will be similar to this ...

I am looking for a Verilog programmer who can assist me with designing circuits. Although I have a rough idea of the type of circuit I want, I am open to suggestions and creative input. The ideal candidate should have experience in Verilog programming and be able to design circuits efficiently and accurately. This project does not have a specific timeframe mentioned.

I am looking for someone who is good with verilog and system veriliog who can do the following : The idea of this application is to equifill rectangles in individual rows based on comparing strip heights and program heights. The design should use a decoder. for example : if you have row of height strip 8, it is checking 9, and 10 so it will compare 8 and 9 and then it will compare the minimum of 8 and 9 with 10. A table on page 2 of the attached document explains these comparisons with further examples. But, each time the program should only perform 3 comparisons. The program needs to use 8 clock cycles strictly. It needs to be a design that can be optimized. It needs to fit in the top level module (M216A_TopModule (2).v) that I have attached and it needs to work for all cases in...

Please Sign Up or Login to see details.

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C

I am looking for a skilled FPGA developer who can integrate the IMX586/Equivalent camera with the Artix 7 FPGA( XC7A35T). The desired output of this integration is both image processing and video processing. The resolution and frame rate requirements are not specific, but I have a general idea and I am open to suggestions. In addition to the integration, I would like to incorporate additional feature to overlay time, GPS, and compass data in the image/video and send that to the LSM7002M RF IC and to BL618. Additional engineer will be provided for BL618 integration Ideal skills and experience for this project include: - Proficiency in FPGA development and integration - Experience with xilinx FPGA - Knowledge of image and video processing - Ability t...

I am looking for a freelance developer to help me with a project involving writing to a LCD 16x2 display on a basys 1 FPGA with an i2c interface (PCF8574A). I would like the programmer to use Verilog, but I don't have experience with FPGA programming and I am open to suggestions for content and/or functionality for the display. If you have experience with FPGA programming and think you are a good fit for this project, I'd love to hear from you!

***PROJECT ONLY FOR EXPERIENCED DEVS*** Hello, I am looking for skilled programmers who can program LimeSDR Mini v2.2 . The goal is to make the LSM7002M pair with other LSM7002M and exchange data in the following ways: (I) Modulation – AM, FM, 4FSK (DMR) without AES (ii) AM, FM, 4FSK (DMR) with (AES 256 bits) (iii) Narrowband Waveform (25 kHz) for voice communication (iv) Data Rate atleast 1 Mbps for transfer of text messages,image transfer etc. (v) Interfacing the FPGA with external microcontroller (BL618/Equivalent). (vi) Making the FPGA getting into sleep mode during non operation and wake up on interupt from the external microcontroller. The FPGA will receive data from the external microcontroller which is linked with microphone,keypad & knob...

I am looking for a freelancer who can design an SDI HDMI system using Xilinx and Artix FPGA Device. The project requires the following: - The desired output resolution for the SDI HDMI design is HD-SDI and 3G-SDI. - The client specifically wants to use an Artix FPGA Device for the design. - The key functionality required for the design is video processing. Ideal Skills and Experience: - Proficiency in Xilinx and FPGA design. - Experience in designing SDI HDMI systems. - Strong knowledge of video processing technologies. - Familiarity with Artix FPGA Devices. If you have the necessary skills and experience, please bid on the project.

I am looking for someone who can provide me with an FPGA project in Verilog within a day, which should include the use of peripherals. Here are the details: Specific Peripherals: - UART - SPI - I2C Requirements and Constraints: - No specific requirements or constraints for the FPGA project Target Application: - Any application, such as data processing, signal processing, or control systems Ideal Skills and Experience: - Proficiency in Verilog and FPGA development - Experience with integrating peripherals into FPGA projects - Knowledge of UART, SPI, and I2C protocols If you have a Verilog FPGA project that includes the use of peripherals, please reach out to me. Thank you!

I am in need of an interme...am in need of an intermediate FPGA VHDL designer who can assist me with designing a small module. This project requires someone with experience and expertise in VHDL programming for FPGAs. Skills and Experience: - Proficiency in VHDL programming for FPGAs - Experience with designing small modules - Strong understanding of FPGA architecture and design principles The project has a tight deadline, with completion expected within the next 1-2 weeks. Therefore, it is important for the freelancer to be able to work efficiently and deliver high-quality work within this timeframe. If you have the necessary skills and experience in FPGA VHDL design, and are able to meet the project requirements within the specified timefram...

I am looking for someone to program an FPGA to execute a maximum ratio combining algorithm. The input signal format I need is digital, so there will be no analog signal involved. I don’t have specific FPGA model in mind, so I am open to any model that can work well with this project. I need the project to lead to a prototype outcome so I have a working model to then be able to make other changes as needed.

I'm looking for an experienced engineer to reprogram my Intel Cyclone V FPGA with existing code to enable it to perform signal processing functions. The code itself is already written and I'd like the engineer to take that code and use it to program my FPGA. This project requires an in-depth knowledge of FPGA technology and experience with the reprogramming process. I'm confident that the right person can complete this task effectively and efficiently. If you believe you are up to the challenge, I would love to hear from you and discuss the details of the project.

I would like to implement a numerical interpolation in Verilog, more information will be supplied for the candidate

KP4-FEC ENCODER DECODER RS (544,514) including documentation and explanation. Verilog files and simple testbench to prove the run on Quartus II. 514 data symbols per codeword 544 data plus parity symbols per codeword Codeword size = 10 * 544 = 5440 bits Correcting capability up to 15 symbols within a codeword PAM4 modulation

I need a simple Verilog code (that it's not too complex, understandable for a begginer) written in Vivado which will connect camera OV7670 to board Nexys 4DDR and output video on a monitor through the VGA port. I will also need the .xdc completed based on the inputs and outputs used (constraints file) and an explanation for the code. I am looking for someone who can complete this project in 1 - 2 months. Thank you for your help!

I am looking for someone with a programmer to program an Actel APA300PQ208I FPGA. I have the program but do not have the required programmer. If you have the correct programmer and are familiar with this device, I look forward to viewing your proposal.

High performance Digital Filter design . 1. VLSI implementation of Filter architecture. 2. Implementation of Filter architecture for all DSP functions on FPGA 3. Enhance the speed of Filter architecture using different technique and implementation on FPGA. 4 Reduce complexity, area, power consumption of filter architecture and implement on FPGA. 5 Minimum utilization of Look up Table, Flip Flops, slices etc for FPGA design of filter. 6) IP diagram 7) RTL design & Wave form for same 8) Fault Findings ( if possible and if any ) 9) If any other parameters which you can add to demonstrate results

I am looking to hire a freelancer to design an FPGA function generator using a Altera MAX 10 FPGA, 10M08SAE144C8G that produces a frequency of 10 MHz and above. The desired waveforms are sine, square, and triangle. This function generator should also have a single channel. If you think you have the skills to help me with this project, feel free to bid on it. Thank you!

I need help with the implementation of SHA 512 on an FPGA platform. I prefer to use the Xilinx platform, and I would like the programming language to be Verilog. I need the project to be completed in 2-3 days. I know this is a short timeline but I'm confident that with the right expert, it can be done. Please let me know if you have any questions or require more information.

Verilog code for a Karatsuba multiplier with parallelism - Desired bit width for the multiplier: 32 bits - Test-bench verification required: Yes - Specific deadline for the project: Within 1 week preferably in 3 days Ideal Skills and Experience: - Proficiency in Verilog coding - Experience in designing and implementing Karatsuba multipliers - Knowledge of parallelism in Verilog - Ability to create and execute test benches for verification - Strong understanding of digital logic and arithmetic operations

Create a simple yet effective Smart Home Energy Monitor using your expertise in electrical engineering and FPGA/VHDL. This project aims to help working individuals monitor and optimize their home energy consumption. It can be both fun and practical.

...ASR 1004 rp2 Software and Romon,cpld,fpga Update Description: I am looking for a skilled professional who can assist me in updating the software and components of my Cisco ASR 1004 rp2 device. The main focus of this project is to update the software, Romon, cpld, and fpga. Current Software Version: I am not sure, please check for me. Specific Features/Fixes: I am not sure, please recommend. I am open to suggestions on the latest version and any specific features or fixes that would enhance the performance and functionality of my device. Backup: Yes, I have a backup of my current configuration and data. Ideal Skills and Experience: - Strong knowledge and experience with Cisco ASR 1004 rp2 devices - Expertise in updating software, Romon, cpld, and fpga c...

I'm looking for an experienced engineer to write a Verilog code that implements the behavior of a single neuron. The input signals required will be 4, so the complexity should be intermediate. As for design constraints or requirements, I don't have any specific ones, but I do have some preferences for the implementation. The activation function should be a sigmoid function. Any other details, to be discussed when you bid.

I am looking for a skilled FPGA designer with experience in Xilinx Zynq7010 EBAZ Verilog to develop a permutation enumeration counter. The counter should have the following functionality and requirements: Functionality: - The counter should be able to increment indefinitely. - The counter shall initialize to the starting position on reset. - The counter shall toggle a minimum number of bits, like Grey Code. Requirements: - The project should be implemented using Verilog for Xilinx Zynq7010 EBAZ board. The Verilog function shall be parameterized PermCtr(K, N) - The counter should be designed to efficiently handle permutation enumeration. - The design should be optimized for performance and resource utilization. - If possible, I would like the counter to...

Verilog Homework Project I am looking for a freelancer to help me with my Verilog homework. I need assistance with a specific Verilog task, which could involve designing a circuit, writing testbenches, or debugging existing code. Deadline and Complexity: - Unfortunately, the client did not provide information regarding the deadline or the level of complexity for the Verilog task. Therefore, it is important for interested freelancers to clarify these details with the client before proceeding. Skills and Experience: - Proficiency in Verilog programming language - Experience with designing circuits, writing testbenches, and debugging Verilog code - Strong problem-solving and debugging skills - Attention to detail and ability to follow spec...

We are currectly looking for support to write a simple motor model in VHDL, that will be used to test our motor controller in FPGA. The motor model shall be as simple as possible and an equivalent Matlab/Octave/Python/C/C++ model would be desiderable and used to validate the VHDL model

Project Title: Accelerometer control Platform: FPGA Skills and Experience: - Proficiency in working with FPGA platforms - Strong understanding of accelerometer technology and control - Previous experience in developing projects using accelerometers Project Requirements: - Develop an accelerometer control system using an FPGA platform - The main function of the system should be orientation detection - Successful freelancers should include their past work showcasing their experience in working with accelerometers - Detailed project proposals are not necessary, but a clear understanding of the project requirements and the ability to meet deadlines is crucial Deliverables: - A fully functional accelerometer control system that accurately det...

I am looking for a skilled freelancer to implement the JESD protocol on an FPGA device. The desired data rate for the implementation is 1 Gbps. Skills and Experience: - Experience in implementing the JESD protocol - Proficiency in FPGA development - Knowledge of high-speed data transfer and communication protocols Project Timeline: - The deadline for this project is within 1-2 weeks. Please provide examples of previous work and relevant experience when submitting your proposal.

I am looking to write and read memory from an EEPROM with a FPGA. The desired size for the EEPROM is 32kb and I need to use I2C as the communication protocol. I have a specified model for the FPGA, Cyclone IV. The project should also include the development of software code for the FPGA to control the EEPROM operations.

I am in need of an expert with FPGA Verilog/VHDL experience in Xilinx. The project requires advanced programming skills in Verilog/VHDL and must be completed within a week. You should have a Xilinx board to work on this project. Tasks: - Programming in Verilog/VHDL Ideal Skills and Experience: - Expertise in FPGA Verilog/VHDL - Strong knowledge of Xilinx - Advanced programming skills in Verilog/VHDL Deadline: - Within a week

I have an FPGA carrier board and I am interested in someone to review it and make any suggestions for improvement. This is a carrier board for an Alinx FPGA core board. It is basically a version of Alinx's carrier board with all the parts I don't need removed. The board has 10G Ethernet via an SFP, Gigabit copper Ethernet, USB 2.0, and a few minor things. I developed this board because I need to generate the SFP clock differently, and the off-the-shelf board cannot accommodate the change. I stuck closely to Alinx's design for maximum compatibility with our current usage of the Alinx board, so this request concerns not the parts but the PCB layout. It is a 4-layer design in KiCad. I tried to take care with impedance and layout, but a more experience set of eyes...

I am seeking an experienced professional to help with a project involving Xilinx FPGA development. I am using the Xilinx Zynq-7000 board and the main function of the board in my project is to process data. I need help with both hardware design and software development for this project. The qualified candidate should have significant expertise in hardware design and software development for FPGA systems. Excellent knowledge of C/C++ and VHDL for FPGA design/programming is also necessary. The candidate should be able to understand and utilize various types of FPGA peripherals and interfaces including, but not limited to, SPI, I2C, UART and Ethernet. Working knowledge of the Zynq-7000 series FPGA board and its associated software/tools (...

I want to implement the Ethernet connection between FPGA board to PC. The deliverables are as follows - Verilog code to run on a Spartan 6 Board - (xc6slx100) - Simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.