Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    16 jobs found, pricing in USD

    The project has a few basic functions. 1. maintain a specific temperature 2. fire a signal to a solenoid valve in particular (adjustable) intervals. other basic functions like on off etc

    $198 (Avg Bid)
    $198 Avg Bid
    27 bids
    $26 Avg Bid
    4 bids

    Verilog simulation of two action-reaction processes

    $41 (Avg Bid)
    $41 Avg Bid
    3 bids

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $144 (Avg Bid)
    $144 Avg Bid
    7 bids

    Design adc data decoding module. (vivado 2018.2) Input: FCLK,DCLK,DATA_0~DATA_15.(all input signals are LVDS) Output: CLKOUT, DOUT_0 [15:0] ~ DOUT_31 [15:0]. One data path contains two adc signals. The two adc signals are distinguished by FCLK level. I need to decode the adc data into 16-bit wide data and output a total of 32 channels of adc data. The input waveform is shown in the figure. The dif...

    $214 (Avg Bid)
    $214 Avg Bid
    6 bids

    Vhdl is needed

    $26 (Avg Bid)
    $26 Avg Bid
    4 bids

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $504 (Avg Bid)
    $504 Avg Bid
    13 bids

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    $24 (Avg Bid)
    $24 Avg Bid
    5 bids
    VHDL questions 1 day left

    I have some VHDL questions which I nedd to be solved .

    $19 (Avg Bid)
    $19 Avg Bid
    5 bids
    FPGA Designing 1 day left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $56 (Avg Bid)
    $56 Avg Bid
    14 bids

    build a matlab simulation of pmu without time stamping for 1 phase use recursive algorithm for [login to view URL] each sub system like adc etc

    $49 (Avg Bid)
    $49 Avg Bid
    6 bids

    My aim of this work is to see how it would be done from a different point of view. What I would like to be done is: * Check the Simulink model to see if that's done correctly. * Finish minimum resource version in filter bank Simulink model (just add memory and switch between memory in each cycle and do DFT). * Implement the minimum resource filter bank in VHDL in the simplest possible way. I...

    $236 (Avg Bid)
    $236 Avg Bid
    9 bids
    PLL in VHDL 13 hours left
    VERIFIED

    Add in our Design a PLL for variable clock speed

    $173 (Avg Bid)
    $173 Avg Bid
    12 bids

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $372 (Avg Bid)
    Featured
    $372 Avg Bid
    3 bids
    Diseño FPGAs en VHDL 2 days left
    VERIFIED

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas.

    $33 (Avg Bid)
    $33 Avg Bid
    1 bids
    Trophy icon VHDL Design 1 day left

    Concurso enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. El concurso comienza hoy y termina en 7 días. Los participantes tienen una semana para avanzar todo lo que puedan. El participante ganador dispondrá de 10 días más para finalizar ...

    $34 (Avg Bid)
    $34
    1 entries