Tcl design compiler iscas verilog jobs

We are seeking an experienced developer to convert the SPM12 GUI interface, currently built on the MATLAB compiler, into a Python application. The source code for SPM12 is available at SPM12 GitHub repository Objectives: • Translate the entire SPM12 codebase from MATLAB to Python while maintaining functionality. • Develop a Python-based GUI that replicates the current MATLAB interface. • Ensure the converted application integrates well with Python scientific computing stacks. Key Deliverables: • A fully functional Python version of SPM12. • Source code with comments and documentation. • A user guide for the Python-based GUI. Skills Required: • Proficiency in MATLAB and Python programming languages. • Experience with GUI develo...

I'm in need of a Verilog expert proficient with Quartus Prime Toolchain. Key Requirements: - Professional with Verilog: Need someone experienced in designing digital circuits and implementing specific functionalities using Verilog. - Proficiency with Quartus Prime: Familiarity with the Quartus Prime Toolchain is a must. I need to design, simulate, implement and test a digital circuit using the Quartus Prime toolchain as per the specifications I will provide and demonstrate the workflow when using the Verilog HDL to construct a design for a physical Field Programmable Gate Array (FPGA) target. Please apply if you have the required expertise. No teams or companies please.

Design of Digital filter algorithm/ code in C for ARM processor for processing real time raw sensor to removal of noise & unwanted signal Algorithm / code for Digital Filter low bandwidth Real time Sensor Signals 1. Analogue Raw data acquisition in real time at 1000 samples per second in 24 bit precision 2. Raw data signal bandwidth /frequencies restricted to less then 1000 hz by hardware RC anti aliasing filter to avoid aliasing 3. Following Digital in sequence to be applied to raw signal . a. low pass filter 0-170 hzs ( to remove high frequency random / white noise b. High pass filter 1 hz to 400 hz (to remove low frequency dur DC signal coupling ) c. Very steep(narrow band) notch filter at 50 hz / 60 hz to remove power line interference a & b can be combined a...

We are looking for an experienced freelancer to create a custom DMA firmware using this simple guide : The guide provides detailed instructions, but I lack the time to complete it myself. The project will be executed on a Squirrel 35t board and shou...instructions, but I lack the time to complete it myself. The project will be executed on a Squirrel 35t board and should not take more than 3-4 hours for someone proficient. **Tasks:** - Configure and customize firmware based on pcileech-fpga - Use Vivado for development - Emulate TLP and configure the configuration space **Required Skills:** - FPGA design and programming - Experience with Vivado (Xilinx) - DMA firmware development - Verilog/VHDL programming - Debugging and testing embedded systems

I am working on a compiler construction project using ANTLR4+Java (using visitors to walk the abstract syntax tree and visit key nodes), and I need help with semantic analysis.

I am looking for an experienced Verilog developer who can work on my Verilo HDL project. Design a digital circuit for a fruit sorter based on following specification. Develop the block diagram (consists of datapath and control units) and the ASMD chart. Assume that there is a 1-bit RESET signal to reset the circuit and it is asynchronous and active low. In addition, there is a 1-bit CLOCK as the clock. The circuit will start the operation when a 1-bit input signal START is asserted. A fruit detector provides a 1-bit input FRUIT that becomes 1 for one clock cycle if banana is detected and the FRUIT signal will be 1 for two clock cycles if orange is detected. There are 2 different outputs which are OUT1 and OUT2 that will be 1 for one clock cycle for the type ...

...into Verilog and run on FPGA device using HLS Vitis. The existing project has: - Edge detection capabilities - Image segmentation capabilities The primary goal of this project is not to enhance or alter the images, but to convert the existing codebase from C++ to Verilog, utilizing HLS Vitis. With your expertise: - Maintain the integrity of the current functionalities during conversion - Reframe the C++ code to Verilog language ensuring a seamless running on an FPGA device. The successful bidder should have significant experience with Verilog, C++, and HLS Vitis, as well as a good understanding of Image Processing algorithms, especially Edge Detection and Image Segmentation. The final output of the conversion should result in an image file product. The d...

I'm looking for a capable designer who can bring my company's personality to life through a fresh, modern logo. The company is TCL International Study Centre, and we strive to exude professionalism above all else. It is an educational institute. We deliver foreign university courses through local institute to international students The perfect logo should: Please try with create logo with TCL international Study centre or TCL ISC It is offering international education and it should reflect that. It is going to be global Brand Please relate with TCL Global logo when you design TCL ISC - Include the colors red and white, showcasing these in a way that represents our professional nature - Be representative of our brand's ide...

...currently seeking 4-5 proficient Electrical Engineers to join us for a long-term collaboration. This opportunity is ideal for individuals with expertise in electronics, power systems, and communication systems. Key Requirements: - Strong command over MATLAB for data analysis, simulation, and modeling. - Proficiency in VHDL and Verilog for hardware description and digital circuit design. - Experience with multisim or similar simulation software for circuit analysis and design verification. This collaboration offers an exciting chance to work on diverse projects spanning electronics, power systems, and communication systems. We are committed to fostering a collaborative environment that encourages innovation and professional growth. If you are passionate about con...

I'm currently working on a project that involves compiler construction in Java. I'm looking for a professional who can deliver effective semantical analysis ensuring that my project successfully passes private tests. The ideal candidate should have a background in compiler construction, particularly with hands-on experience in Java. Key requirements include: - In-depth understanding of compiler construction principles - Proven experience in semantic analysis - Proficient in Java programming - Ability to deliver error messages for incorrect syntax - Familiarity with integrating semantical analysis into existing Java projects This project has already integrated the semantical analysis, and you will be required to enhance it to effectively identi...

I would like to know if you are the person for my project I need a STL file Used for laser engraving And for a stamping tool both told me that I need a TCL file I need this to be 3D I'm attaching a photo of the item that it's current which is made out of 925 Silver The thickness of the finding is 5,000 of an inch The height of this item is 21 mm The width of this item is 20 mm This one is currently stamped on a stamping machine with a progressive Stamping die I want to also be able to do this on a laser engraving machine which the seller told me it can do and he can send me a sample if we provide him with a STL file We also want to design new finding designs to be able to stamp or laser engrave which they all tell us we need a STL file to develop new style.

The goal of this project is using Vivado tools to enable a hardware implementation on an FPGA board. The key requirement from the FPGA board is high computational speed. Therefore, proficiency in Verilog language is preferred as I intend to implement the NTT algorithm. I am looking for a developer who is experienced with FPGA boards and Vivado tools. The chosen freelancer should also have the ability to maximize computing capabilities of the board for the said implementation.

I need verilog code,testbench and simulation for this duty : Design a vector processing system that performs dot product of two vectors kept in the memory. The length of the vector is given as an input and at each clock cycle one element from each vector is multiplied and added. At the end of the processing a valid signal will be raised along with the result. Elements of the vectors are 8-bit unsigned vectors.

I need a talented RTL designer, proficient in Verilog, to carry out an NTT Implementation project focused on dataflow modeling. Key Requirements: - Expertise in Verilog, with a deep understanding and application of dataflow modeling - Prior experience in RTL design and synthesis - The main goal for this task is to achieve optimization of the design using your Verilog expertise - Attention to detail, punctuality, and efficient communication skills are a must This project offers an opportunity to work with an interesting model and explore optimized NTT implementation. Your contribution to this project will be influential in achieving an optimized design.

Im working on a c++ image processing project , and i need to convert my C++ code to Verilog using HLS vitis , then implement it to run on Ultra96v2 Xilinx FPGA board .

I'm in need of skilled programmers to develop interfaces for my Place and Route EDA flows. The ideal candidate will have experience in the following: - Proficiency in Python and/or C++ - Familiarity with VHDL, Verilog, and SystemVerilog - Experience in file input generation - Strong file parsing capabilities - Ability to manage EDA flows using TCL The interfaces need to be able to handle the entire EDA flow, from file input generation to error reporting. Experience in developing similar interfaces will be a big advantage. Please include relevant work samples in your bid.

Hello, I want someone good with compiler construction subjects Like creating a parser for a language You can find the project file from attachment you can find readme file in there explaining the project and task You would utlize the scanner that is in src/scanner, and build the parser in , which is the starting file you can also find it in the src folder The goal is to build the parser and pass all test cases Please read and check before bid

I'm looking for an experienced Java developer to create a custom compiler. It will be geared towards handling key Java features including Object-oriented programming, Exception handling, and Generics. Key requirements: - Ability to write a compiler in Java - Strong understanding of Java's key features (OOP, exception handling, generics) - Previous experience with developing compilers is a plus The project doesn't specify a particular version of Java, but the ability to work with different versions may be beneficial. Please provide examples of previous compiler projects or relevant work.

I need help installing the Exact Wright Fisher (EWF) software from GitHub onto my Windows 11 device. I'm encountering an issue with the discrepancy between CMake build operation using MinGW compiler and pip install defaulting to Ninja compiler. Key Requirements: - Troubleshoot and resolve the discrepancy issue between CMake and pip install - Install the EWF software from GitHub onto a Windows 11 device Experience and Skills: - Proficient with Windows 11 - Experience with CMake, MinGW, and pip install - Strong understanding of Python, particularly version 3.9 or newer - Familiarity with installing software from GitHub Ideally, I'd like someone who can quickly identify and resolve the issue, allowing for a smooth installation and configuration of the EWF software ...

I need an expert PHP developer with a strong background in developing compilers for higher level languages. Specifically, I'm looking for someone that could create a C and C++ compiler using PHP. No exact functionalities were established, but I would like to use the compiler for developing web applications. Key Responsibilities: - Creating a PHP compiler that processes C and C++ code - Ensure it's functional for web application development Ideal Skills: - Strong PHP knowledge - C and C++ programming - Compiler creation experiences - Web application development understanding Even though the detailed specifics of the project were not established, we can clarify those during our consultation process once I've chosen the right freelancer for this ...

I'm looking for a skilled web data researcher with expertise in the technology industry to find resumes across all levels of experience. Key Points: - The focus will be on the technology industry, so a background or familiarity with this field is highly preferable. - I'm interested in resumes spanning from entry to mid levels, so the ability to identify and gather a wide range of profiles is essential. - The final deliverable should be a spreadsheet, for easy and organized review of the collected resumes. Ideal Skills and Experience: - Previous experience as a web data researcher, particularly with resume or profile identification. - Substantial knowledge of the technology industry and its various job roles. - Proficiency in compiling data in a clear, organized manner, prefer...

I'm looking for a skilled web data researcher with expertise in the technology industry to find resumes across all levels of experience. Key Points: - The focus will be on the technology industry, so a background or familiarity with this field is highly preferable. - I'm interested in resumes spanning from entry to mid levels, so the ability to identify and gather a wide range of profiles is essential. - The final deliverable should be a spreadsheet, for easy and organized review of the collected resumes. Ideal Skills and Experience: - Previous experience as a web data researcher, particularly with resume or profile identification. - Substantial knowledge of the technology industry and its various job roles. - Proficiency in compiling data in a clear, organized manner, prefer...

I'm looking for a skilled web data researcher with expertise in the technology industry to find resumes across all levels of experience. Key Points: - The focus will be on the technology industry, so a background or familiarity with this field is highly preferable. - I'm interested in resumes spanning from entry to mid levels, so the ability to identify and gather a wide range of profiles is essential. - The final deliverable should be a spreadsheet, for easy and organized review of the collected resumes. Ideal Skills and Experience: - Previous experience as a web data researcher, particularly with resume or profile identification. - Substantial knowledge of the technology industry and its various job roles. - Proficiency in compiling data in a clear, organized manner, prefer...

Stepper motor controller in FPGA which generates pulses according to command. verilog code

I am looking for an experienced Java developer who can help me design a custom Java compiler. The project involves using the Java language to create a new compiler that should: - Detect syntax errors in Java code. - Optimize Java code. - Generate error messages for syntax errors. The ideal candidate should have a deep understanding of Java, along with experience in compiler design. It's important that the compiler is efficient and can handle a variety of Java code. If you're up for the challenge and have the necessary skills, I'd love to hear from you.

Please Sign Up or Login to see details.

I'm seeking an experienced trainer for Spyglass tool, with a concentration on Lint and CDC (Clock Domain Crossing). As beginners in Spyglass and proficient in Verilog, we primarily aim to identify and fix coding errors through this training. Ideal Skills and Experience: - Strong knowledge of Lint and CDC in Spyglass tool - Demonstrated experience in coding and debugging in Verilog - Excellent training skills - Ability to create and simplify complex concepts for beginners.

I am looking for a talented developer proficient in C programming, yacc, and compilers course. The main task is to develop a semantic analyzer to work on t...compilers course. Specifically, the semantic analyzer should be capable of: - Type checking - Variable resolution - Control flow In case of type checking errors, the semantic analyzer should be effective enough to: - Display error messages This is a complex task that requires deep understanding of language design, yacc, and C programming. So you should be capable of analyzing the structure of a parser and developing a semantic analyzer accordingly. Your experience in compiler designing, programming language theory, and semantic analysis will be held in high regard. For those interested, i have precise instructio...

...programmer, who possesses proficiency in both Verilog and Vivado, to construct and operate a user-friendly program for my FPGA board. The selected FPGA board is from the Xilinx Artix-7 family (part: xc7a100tcsg324-1). The program’s main responsibility will be to feature a rudimentary vending machine program with the following specifications: - Two component spaces which will each hold a distinct item. - A simplified interface featuring two push buttons as part of a keypad. - A capable card reader to handle seamless payment processing. - A clear 3 digit display that relays instructions and alerts to the user. An ideal candidate for this project should have extensive experience working with Artix-7 FPGA boards and demonstrate a clear understanding of Verilog and V...

...programmer, who possesses proficiency in both Verilog and Vivado, to construct and operate a user-friendly program for my FPGA board. The selected FPGA board is from the Xilinx Artix-7 family (part: xc7a100tcsg324-1). The program’s main responsibility will be to feature a rudimentary vending machine program with the following specifications: - Two component spaces which will each hold a distinct item. - A simplified interface featuring two push buttons as part of a keypad. - A capable card reader to handle seamless payment processing. - A clear 3 digit display that relays instructions and alerts to the user. An ideal candidate for this project should have extensive experience working with Artix-7 FPGA boards and demonstrate a clear understanding of Verilog and V...

I am in need of a seasoned FPGA programmer, proficient in Verilog and Vivado, who can build and run a program for me on a ZYNQ 7000 FPGA board. Our primary goal is: - To work on a program that performs Homomorphic Encryption Algorithm, by analysing its architecture - You'll need to identify the blocks responsible for addition and multiplication operations, as well as enumerate all IO used for these operations. Ideal candidate should have: - Extensive experience in conveying complex FPGA architectures in an understandable form - Proficiency in using Vivado for hardware simulation

...debugged embedded systems connected using CAN or similar protocols. • Good team player and ready to help others. Skills: • Significant experience in the Design and development of HMI tools QT/QML • Language - Embedded C, C++ • Design and development of UI logic, using C/C++ programming • OS/Environment Linux preferable • Architecture knowledge in UML • Compiler/Debugger Cross compilers • Microcontrollers/Processors IMX -NXP preferable • Knowledge of interfacing with C++ based library API will be a plus The ideal candidate would have: - Proficiency in QT/QML - Prior experience in leadership • Role: Technical Lead • Industry Type: Design • Department: Engineering - Software & QA • Employm...

...some adjustments to make it work again. The upgrade has gone from 19.6.29490.7513 to 23.9.8.8811. After the update the server is throwing some errors; Server Error in '/' Application. Compilation Error Description: An error occurred during the compilation of a resource required to service this request. Please review the following specific error details and modify your source code appropriately. Compiler Error Message: CS1501: No overload for method 'TryLogin' takes 4 arguments The specific lines with error will be provided by request The API reference can be found here; We will need is a small sample software (In C#) that connects to our server and create a support session. The software

Hello, I want someone good with compiler construction subjects Like creating a parser for a language You can find the project file from attachment you can find readme file in there explaining the project and task You would utlize the scanner that is in src/scanner, and build the parser in , which is the starting file you can also find it in the src folder The goal is to build the parser and pass all test cases Please read and check before bid

Hello and Thank you for being here Please note I need to install python 3.10 on centos and do not have a C compiler there Is there a solid set of steps without a C compiler ? Will give a 5 Star Review when this is done and will write such inspiring words for you, when done. Please understand; there is hope you can give your “best” price; been unemployed, and have cancer with bills backing up, $10 possible? Please note $10 is the max total that I can handle for this (doing hourly reduces % fee). Will leave a Glowing paragraph of feedback 5 stars : - ) My funds are low but will pay quick and leave 5 stars. Please give your best possible for your bid ? (something reasonable?) Please note there is hope we can mutually complete this task; we can leave each ot...

I'm seeking a skilled FPGA developer to construct an intermediate-level chessAI project. The AI is expected to run real-time on a Spartan-7 FPGA board, using Vivado and Vitis. Key Project Details: - **Real-time Performance:** The AI should be optimised for real-time operation on the FPGA board. - **Intermediate Complexity:** The chessAI should be capable of intermediate-level game play, providing engaging and challenging performance. - **FPGA Model:** The project is designed for a Spartan-7 FPGA board, hence prior experience with this model is preferable. Key Skill Requirements: - Proficiency in FPGA development, particularly with Vivado and Vitis. - Prior experience in designing chessAI or comparable AI projects. - Expertise in optimising AI models for real-time FPGA implementation...

DEADLINE 21st I need an Object Detection(displays text on screen of object name) & Live Streaming system(records video when switch or button pressed), all to be implemented on a Zybo Z7 board with a pcam 5c camera module. Here are the details: - **Programming Language**: The system needs to be developed using verilog and xlinx tools. - **Standalone or Integrated**: I'm looking for the Object Detection & Live Streaming system to be integrated with zyboz7 and pcam5c. - **Functionality**: The system should perform real-time object detection and identification, as well as record and store live streams for later analysis. Finally report that includes tests/testbenches should be included based on requirements in

I'm looking for a developer to create a system for my Zybo Z7 board that can detect people in real-time through a connected pcam5c camera and display the detection text on the video feed...Video Streaming: The video feed should be streamed in real-time. - Text Overlay: The detection results should be displayed as a text overlay on the video. Skills/Experience Required: - Proficient in Xilinx SDK and Xilinx Vivado. - Strong background in object detection, particularly with people. - Previous experience with video processing and streaming. - Knowledge of FPGA programming and VHDL/Verilog is a plus. Please note that my budget for this project is $60. I'm open to hearing from freelancers who can deliver within this budget. I have worked on single pixel (multipixel zoom.v i...

I'm in need of a compiler designed for Java with an emphasis on semantic analysis. I'm looking to have this compiler generate executable code. Key Points: - Programming Language: The compiler should be designed for Java. This means it should be capable of processing Java code and generating the corresponding executable code. - Semantic Analysis: The primary focus of the compiler should be on semantic analysis. It needs to be able to analyze the meaning of the code rather than just its syntax. - Output Format: The final output of the compiler should be executable code. This means that the compiler should be able to translate the Java code into machine-readable instructions that can run on a computer. Ideal Skills and Experience: - Profi...

...Windows modern). With this compiler It should be easier to build OpenCV as this compiler is strongly related to clang 15 (but see to Embarcadero documentation!). Some more info, at the moment cmake is not supported but it should be possible to change the cmake file (we already did something for test). With the older compiler (bcc64) I have for OpenCV 4.8.1 these DLLs: At least this should be build for the new compiler and OpenCV 4.9.0. Of course, zlib, jpg,... should work, too. Test: see (splitted in the 2 zips) and there. This was done for OpenCV 4.8.1 for the old compiler (bcc64). This should be updated

...installed on virtual unbuntu 20.04,and buid SDK and its sample application codes ok, but when I integrate the voip sample code into sample application codes ,it has link error about GLIBC,etc ,similar outputs as this url: I tried to fix it myself ,and asked for help ,still not working .I guess rv1106 cross compiler tool shipped by chip provider is uclib (arm-rockchip830-linux-uclibcgnueabihf ) ,but the voip sample codes need glib. so I am thinking maybe we should use buildroot to build a new linux image ,which support glib . the new linux image should handle audio input/output ,wifi driver (I will following your advise) more materials u may need: 1. if you want to know about rv1106 and setup SDK environment

...expert Appium developer to create an iOS compiler that can work efficiently with Appium native and Flutter. Work to do(I assume it is something like this): 1. setup appium on a mac machine 2. install flutter and swift compilers 3. probably create a docker instance for each compilers from that MAC machine 4. enable so testing can be made after the app has been compiled and results can be stored into logs. The above should be done the same for Android Key Requirements: - Design and develop the iOS compiler. - Integrate the compiler with Appium native and Flutter. - Focus specifically on compiling function within the Flutter app. Ideal Skills: - Expert knowledge of Appium. - Proficient in Flutter. - Excellent iOS development and compil...

...experience in Python machine learning and Google Colab environment. The main goal of this project is to create an AI system capable of diagnosing retinoblastoma through eye images. Key tasks include: - Building an algorithm that accurately compares new eye images with a provided dataset of 50 normal eye images and 50 images of retinoblastoma. - Ensuring seamless functionality on the Google Colab compiler. - The project entails supervised machine learning, as the datasets are labelled correctly. - Confirming the AI's ability to effectively diagnose retinoblastoma based on its comparison of the uploaded image and the image dataset. The successful candidate will have strong skills in machine learning algorithms, specifically for medical diagnosis purposes, as well as profic...

...task will require: - creating global variables and constants - creating functions based on the subroutines. - remove code that has a P876 compiler switch (the code will run on a PIC16F883 only). - create a simple flowchart of the program flow and... - ...replace goto statements with C type loops (for, while, do) and function calls. - adding comment blocks ahead of each function with some notes of what the code is doing. - check where the global variables are actually used and where possible change scope to a local variable. - create the main() function - add comments for anything that looks like a bug or incorrect. - compile code using Microchip XC8 compiler and resolve any errors. Testing /. debugging on hardware is not part of the scope. We will run it here and see i...

I am looking for a freelancer to help me with a project that involves evaluating image quality with implementing machine learning algorithms on an FPGA. VIVADO would be preferred to work on. I am seeking a detailed project proposal from freelancers. with Verilog coding Ideal skills/experience: VERILOG VIVADO

My project requires the efficient application of Gaussian filtering in Verilog specifically for enhancing image details. The image type for this task is RGB, and the intended result should lead to clear, detailed images showcasing the potential of Gaussian filters. Key requirements include: - Applying Gaussian filtering to provide image enhancement - Working specifically with RGB images - Delivery of processed images in JPEG format Given the technical nature of this project, proficiency in Verilog and image processing is crucial. A deep understanding of Gaussian filtering algorithms is also necessary. Experience with image manipulation software would be a bonus. This project is ideal for freelancers who are detail-oriented and are adept at transforming complex requirements...

As an enthusiast in scheme/racket programming, I'm currently building a Church-compiler. The project is majorly complete, however, there are some aspects I need professional assistance with. The key tasks include: - Writing and completing certain functions in the program to pass pre-existing test cases. - Enhancing syntax parsing to better compile to Lambda-calculus In order to achieve this, I'm in need of a programmer with substantial experience in Scheme/Racket, particularly in implementing algorithmic logic, constructing compilers(church->nat, church->bool,church->listof and more) and syntax parsing techniques. If you are proficient in these skills, I would love to connect with you. More information provided through messages.

...system. The first is working with the standard git commands and "autoreconf -i", "configure", and "make". The updated package from git in a second directory runs "autoreconf -i" but then fails at and early point checking the compiler, even though the older version on the same system is fine. There doesn't seem to be a version limit on the C compiler in the configure code, as shown in the attachment. There may be follow-on errors to check or fix as well, so I would like assistance fixing those so the package can be compiled. This project would be to fix the C compiler check and then give me a quote for fixing any other messages. Ideal candidate would have extensive experience debugging open source packages, be profi...

I'm seeking an experienced and detail-oriented developer to create a Custome PCILeech firmware for SCREAMER PCIE SQUIRREL direct access memory card utilizing the 7 Series FPGA 35t chip. Firmware must...Squirrel. Firmware must bypass and avoid anti-cheat detection on EAC/BE etc. Responsibilities: - Develop firmware for PCILeech FPGA - Debugging and problem-solving throughout firmware development Skills & Experience: - Strong experience in FPGA programming and firmware development - Excellent debugging and problem-solving skills - Experience with high-speed data transmission - Proficiency with VHDL/Verilog languages The timeline for project completion is flexible, indicating a strong emphasis on quality over speed. However, I am eager to commence with the right candidate a...

Extend upon LiveOak2Compiler to complete assignment 3.