Quick help needed on coming up with a dynamic Allocation of 2-Dimension System Verilog port
$10-30 USD
Closed
Posted over 1 year ago
$10-30 USD
Paid on delivery
I have a localparamter declared in my SystemVerilog like this (y is another Parameter) :
localparam x = y ? 4 : 1 ,
Then I have a RTL port which is something like this (where z is another parameter):
input logic [x-1:0][((z+1)*8-1):0] port1,
But I want to use 'y' directly in this port1 instead of x.
Can I somehow use 'y' instead of x to dynamically allocate the value of it. It should be able to compile/elaborate.
Should be quick
Hi. Very happy to bid your project because my skills are fitted in your project.
I have been working with C++ in Windows and Linux for over 8 years.
Please see my review, I have rich experience with fork and pipe.
Some time ago I have done the project similar to this.
I will do my best to provide the results you are looking for.
I hope you send me a message about the project.
Thanks.
Valuable client
I'm expert electrical engineer with more than 4 years of experience in Arduino, Verilog, VHDL coding. I can assist you in your question.
Looking forward to hearing from you.
Thanks