conversion using specific logic on verilog files

Closed