Find Jobs
Hire Freelancers

Developing Verilog-AMS Mixed signal functional model design

₹400-750 INR / hour

Closed
Posted over 10 years ago

₹400-750 INR / hour

2+ years experience in developing Mixed Signal Functional Model Design.\r\n\r\nTechnical Skills\r\nVLSI Tools Cadence Tools(NCVerilog, NCSim, Simvision, NCelab, Virtuso Schematic Editor, Mixed Signal Environment)\r\nMentor Graphics Tool Suite(ModelSim).\r\nEditor Tools(nEdit, vim).\r\nXilinx tool for FPGA(ISE).\\r\\no Design Sync tool.\r\nHDL Languages: Verilog-D, Verilog-A, Verilog-AMS(WREAL).\r\nOther Languages: PERL, SHELL, PASCAL.\r\n\r\[login to view URL] Signal Functional Model Design for PLL: Designing mixed signal functional models (WREAL) for PLL IPs such as VCO, PFD, LPF, Charge Pump, Frequency divider.\\r\\nResponsibilities: Understanding and implementing the Design in RVM(WREAL) .Quality and reliability Check. Random testability. Module level integration.\r\n\r\[login to view URL] Signal Functional Model Design: Designing mixed signal functional models (WREAL) for various IPs such as DC-DC converters, Reference generators, XTAL oscillators, Supply voltage supervisor, Flash LDO and VCC detect IPs. \r\nResponsibilities: Understanding and implementing the Design in RVM(WREAL) and Verilog-A. Power aware and non power aware design strategy. Quality and reliability Check. Random testability. Module level integration.\r\n\r\[login to view URL] Behavioral Model Design: Developing digital functional models for various IPs like GPIOs, Precision oscillator, SAR ADC, Band-Gap, POR models.\r\nResponsibilities: Understanding and implementing the Design in Verilog-D. Power aware and non power aware design strategy. Quality and reliability Check. Random testability. Top level integration.\r\n\r\[login to view URL] Signal Behavioral Model design for Tester-on-Chip: Developing mixed signal functional model for Pin-Electronics block for Tester-on-Chip project. The aim of this project was to develop a single chip functional tester which has the ability to perform functional testing. Pin-Electronics block has a capability to force patterns from the driver, retrieve the data from the Device Under Test (DUT) and process to perform the functional testing.
Project ID: 4884773

About the project

5 proposals
Remote project
Active 10 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
5 freelancers are bidding on average ₹735 INR/hour for this job
User Avatar
I m here to provide you the best support ever
₹789 INR in 4 days
0.0 (0 reviews)
0.9
0.9
User Avatar
Helllo, I can help you!
₹666 INR in 4 days
0.0 (0 reviews)
0.0
0.0
User Avatar
let me try it
₹750 INR in 4 days
0.0 (0 reviews)
0.0
0.0
User Avatar
we are embedded design house offering solutions in embedded systems,FPGA and VLSI
₹833 INR in 30 days
0.0 (0 reviews)
0.0
0.0
User Avatar
I am electronics engineer and having couple of year experience in this field I can help you.
₹638 INR in 6 days
0.0 (0 reviews)
1.7
1.7

About the client

Flag of INDIA
Bangalore, India
0.0
0
Member since Sep 1, 2013

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.