Find Jobs
Hire Freelancers

VHDL: FIR Filter Design

$10-30 USD

Closed
Posted over 7 years ago

$10-30 USD

Paid on delivery
Description is in the attached file
Project ID: 11806064

About the project

10 proposals
Remote project
Active 7 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
10 freelancers are bidding on average $69 USD for this job
User Avatar
Dear sir I have more than 9 years experience in digital design using vhdl , please check my profile also please message me so that we can discuss
$67 USD in 1 day
5.0 (251 reviews)
7.5
7.5
User Avatar
Hello, My name is Mohamed. I have 5 years experience in VHDL and FIR filter design. I checked your project description and the word file. I can handle it and deliver it. Contact me for more details. Regards
$60 USD in 3 days
5.0 (47 reviews)
4.7
4.7
User Avatar
Professional engineer with DSP experience ................................................................................................
$50 USD in 5 days
4.2 (38 reviews)
5.5
5.5
User Avatar
A proposal has not yet been provided
$166 USD in 5 days
4.7 (4 reviews)
3.8
3.8
User Avatar
Hi, -FPGA design engineer since last 7 years -Expertise in verilog/VHDL Please find below details of the projects TSMAC Hardware acceleration(3months) The project is to develop hardware acceleration block for TSMAC IP to reduce the overhead created in software for packet creation and detetction. CSI-2 transmitter and receiver(6months) The project is to develop CSI-2 transmitter and receiver IPs according to the mipi standards eMMC Host Controller and Device controller(3months) The project is to develop eMMC host and Device controller IP according to the JEDEC standards. Mobile camera–testing(3months) The project is to develop 3D image processing algorithms on 1K sensor from PMD technologies High resolution camera(6.5months) The project is to develop 2D and 3D image processing algorithms on 100K sensor from Infineon sensor -Test project for DDR2 accesses -Development of calibration module -Development of chain control module -Development of control signal generator -Development of Generic LUT module -Development of Divider radix-2 algorithm -Development of atan calculator -Development of MCB reader state machine Color Pipeline(15months) The project is to develop 2D and 3D image processing algorithms on Aptina sensor -Development of Generic Frame Buffer pCore -Development of data compression and data packing pCore -Development of data packing pCore Video Processing Unit(13 months) -Improvement in algorithms to reduce FPGA resource utilization and decrease latency
$66 USD in 3 days
4.9 (4 reviews)
3.8
3.8
User Avatar
I can build this FIR filter but I am most used with Xilinx ISE instead of Quartus, but I can build this on Quartus too. I can create the testbench files, plot the results in Matlab, etc. I just need to understand what is this TCL file you want, which from my experience is just a script with the simulation steps (or something like it).
$55 USD in 5 days
4.5 (2 reviews)
2.1
2.1
User Avatar
A proposal has not yet been provided
$25 USD in 1 day
0.0 (0 reviews)
0.0
0.0
User Avatar
hi you. i think i can fit this project. i have two years exp in fpga design. so, it's ok with me. please contact me if you need more information for proposion
$55 USD in 7 days
0.0 (0 reviews)
0.0
0.0

About the client

Flag of UNITED STATES
Kettering, United States
5.0
26
Payment method verified
Member since Dec 2, 2015

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.