Verilog hire jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    1,270 verilog hire jobs found, pricing in USD

    I have .vhdl files for an implementation of google chrome's 'dino run' which appears when the user has no wifi connection. However, I would like to...vhdl files for an implementation of google chrome's 'dino run' which appears when the user has no wifi connection. However, I would like to have the same functionality with Verilog description language.

    $123 (Avg Bid)
    $123 Avg Bid
    7 bids

    Plz contact me. I have other code for it as well. You will just need to restructure the code and it should be good enough.

    $26 (Avg Bid)
    $26 Avg Bid
    11 bids

    does anyone experienced with verilog have de2-115 I need help displaying a sprite on the screen. I have all the files.

    $127 (Avg Bid)
    $127 Avg Bid
    4 bids

    윈도우 기타 또는 불분명 3x3 Systolic array matrix using ram and rom

    $27 (Avg Bid)
    $27 Avg Bid
    2 bids
    putty language Ended
    VERIFIED

    i need someone who can do putty and verilog

    $111 (Avg Bid)
    $111 Avg Bid
    7 bids
    Verilog Work Ended
    VERIFIED

    I need some work done in verilog using Quartus 2 version 13

    $145 (Avg Bid)
    $145 Avg Bid
    12 bids

    MATLAB code a bit-serial CORDIC computer in Verilog to compute the sine and cosine of an angle θ. I will share the additional details later

    $62 (Avg Bid)
    $62 Avg Bid
    15 bids

    the project must be developed in verilog to be executed on the Nexys4DDR ™ FPGA Board. In the video attached in the .zip, the operation of the project

    $83 (Avg Bid)
    $83 Avg Bid
    8 bids

    Need to do syntesis too and should give high level diagram including pipe register and additional logic and specify signal name and bit width.

    $36 (Avg Bid)
    $36 Avg Bid
    4 bids

    Hi Chaudhry Talha H., I noticed your profile and I am interested in hiring you for a Verilog Design Project. Maybe we could discuss the details properly over the chat.

    $10 / hr (Avg Bid)
    $10 / hr Avg Bid
    1 bids

    Hi Buzdugan A., I noticed your profile and I am interested in hiring you for a Verilog Design Project. Maybe we could discuss the details properly over the chat.

    $10 / hr (Avg Bid)
    $10 / hr Avg Bid
    1 bids

    there are two short python project and verilog project all of them are really too short it will not take time, you can it in the rar file, 1 and 2 for python 3 for verilog

    $45 (Avg Bid)
    $45 Avg Bid
    8 bids

    Hi Adnan, I noticed your profile and I am interested in hiring you for a Verilog Design Project. Maybe we could discuss the details properly over the chat.

    $11 / hr (Avg Bid)
    $11 / hr Avg Bid
    1 bids

    Hi Oleg, I noticed your profile and I am interested in hiring you for a Verilog Design Project. Maybe we could discuss the details properly over the chat.

    $15 / hr (Avg Bid)
    $15 / hr Avg Bid
    1 bids

    I need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. Thanks

    $11 / hr (Avg Bid)
    $11 / hr Avg Bid
    10 bids

    i need verilog code for 32bit mips single cycle it must contain instructions LW, SW, AND, ADD, ADDI, SUB, SLT, SLTI,b,BEQ, BNE, J, JAL and JR. and write a test-bench and stimulate and get the output waveform synthesis the code and submit to me have to do till part c in the file

    $51 (Avg Bid)
    $51 Avg Bid
    6 bids

    i need verilog code for 32bit mips single cycle it must contain instructions LW, SW, AND, ADD, ADDI, SUB, SLT, SLTI,b,BEQ, BNE, J, JAL and JR. and write a test-bench and stimulate and get the output waveform synthesis the code and submit to me

    $10 / hr (Avg Bid)
    $10 / hr Avg Bid
    10 bids

    i need verilog code for 32bit mips single cycle it must contain instructions LW, SW, AND, ADD, ADDI, SUB, SLT, SLTI,b,BEQ, BNE, J, JAL and JR. and write a test-bench and stimulate and get the output waveform synthesis the code and submit to me

    $59 (Avg Bid)
    $59 Avg Bid
    6 bids

    Error detection and correction in verilog

    $133 (Avg Bid)
    $133 Avg Bid
    5 bids

    I need someone who can do task on system verilog. Deadline is 2 days. I want someone who can start now. More details will be provided to interested freelancer

    $24 (Avg Bid)
    $24 Avg Bid
    8 bids