Verilog fpga wiznet code jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    2,790 verilog fpga wiznet code jobs found, pricing in USD

    Needs to hire 2 Freelancers We are looking for designer to design Video object tracking : 1- CPU, CUDA based or FPGA accelerated algorithm . 2- Multi-target Detection/ tracking . 3- Moving object detection . 4- High accuracy , auto scaling , occlusion recovering . 5- fixed camera or moving camera. 6- Image Stabilization . 7- Move on Move tracking

    $1196 (Avg Bid)
    $1196 Avg Bid
    15 bids

    This project consists in build a stand Alone Arduino Mega2560 + Ethernet module in one PCB. Ethernet module Wiznet 5200. This PCB need LEDs to indicate power supply and power supply input is 24VCC. And need a USB interface similar to Arduino mega 2560. This project is a similar a ARDUINO MEGA2560+EthernetShield REV3 but components diposed in only

    $293 (Avg Bid)
    $293 Avg Bid
    22 bids
    DSP48E1 help 4 days left

    Hi! I need some help with DSP48E1 verilog instantiation.

    $4 / hr (Avg Bid)
    $4 / hr Avg Bid
    5 bids

    We are looking for someone with engineering background, preferably knowledge in FPGA related stuff to translate some tehnical documents. Google translate is not acceptable.

    $60 (Avg Bid)
    $60 Avg Bid
    26 bids

    Looking for a mentor in advanced FPGA development using Altera Max 10 FPGA board specifically.

    $19 / hr (Avg Bid)
    $19 / hr Avg Bid
    9 bids

    ...a good value and properly sized CPLD/FPGA and toolset (toolset needs to be relatively easy to configure) to accommodate the required functionality. 2. Develop the CPLD/FPGA code. The device needs to take as inputs a set of states (from a microcontroller so either as an I2C command or as a 3 digital input code, along with 3 digital inputs - alarms)

    $125 (Avg Bid)
    $125 Avg Bid
    17 bids

    I need a network of thermostats that send data over Power Line Communication to a router where it is then sent over Ethernet and stored on a server. I will need to have software to access and display the data in graph form. There are other components that I need that are not so detailed. I need consulting for the design and components to use for both the thermostats and the modem/router as well a...

    $144 (Avg Bid)
    $144 Avg Bid
    7 bids
    I want clients 8 hours left

    I need some help with selling my services. I am verilog/ matlab coder and I need customers . you find me a client , I write his/her code and you get paid %30 of the project budget

    $18 (Avg Bid)
    $18 Avg Bid
    2 bids

    ...square or rectangular with maximum dimensions of 9.5 cm x 9.5 cm. The PCB should hold 5 of the following boards: [login to view URL] There should be some minimal interconnection between the 5 boards (more details to be provided). The USB ports on each of the boards will be used only for programming

    $392 (Avg Bid)
    $392 Avg Bid
    23 bids

    I am looking for Xilinx SDx OpenCL expert, who can convert github miner project into FPGA hex file in Xilinx SDx. Don't bid if you do not have experience.

    $4992 (Avg Bid)
    $4992 Avg Bid
    8 bids

    Dear i'm looking for someone who can provide a library port of the W5500 Ethernet chip from Wiznet to mikrobasic PIC32. several library in C are available, you can start from what you want. Libstock provide one, but i don't know if she's really stable. target : PIC32MX with at least 256KB Flash (prefered 32MX450F256H, but you can you others target

    $206 (Avg Bid)
    $206 Avg Bid
    4 bids

    I need the standard example for this W5500 interface expanded to enable the sending of a large web page to a client. The example can be downloaded from: [login to view URL] The example simply echos characters back to the client application whereas I need to server web pages. You need to have experience with MikroC language and preferably have experience with this Ethernet controller. DO NOT RE...

    $119 (Avg Bid)
    $119 Avg Bid
    6 bids

    Reading of sensor via PMOD on FPGA Xillinx. More details via messenger Freelancer.com with full requirements.

    $157 (Avg Bid)
    $157 Avg Bid
    3 bids

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    $154 (Avg Bid)
    $154 Avg Bid
    7 bids

    ...we pass it through microblaze FPGA in the c program. I specifucally want: 1. instead of arrays i want the resulting image to come off like a txt if possible 2. i want inside the code to include the part we run it thogh ddr memory like this similar code I ATTACH: 1. the image 2. the code so far 3. a sobel filter code that will help you in ddr memory

    $22 (Avg Bid)
    $22 Avg Bid
    2 bids

    Hello everybody, I want a simple median filter in c embedded through a micriblaze fFPGA. I have some part of the code ready. i need it in 1 hour. If you got it lets talk :)

    $20 (Avg Bid)
    $20 Avg Bid
    1 bids

    Hello dear, I have this image table i produced through c embedded median filter code. i want this table to be passed through an FPGA microblaze and then deliver the new image. Thats all. interested? it is for today

    $10 (Avg Bid)
    $10 Avg Bid
    1 bids

    Hello dear, I have this image table i produced through c embedded median filter code. i want this table to be passed through an FPGA microblaze and then deliver the new image. Thats all. interested? it is for today

    $10 (Avg Bid)
    $10 Avg Bid
    1 bids

    Hello Dear, I have an urgent quick project. I have an embedded median filter of a table image 128*128 in c. I have the c code ready already. I just need you to take the median image 8*8 a nd pass it through FPGA with and without cache memory and then deliver the new images we get. It is for today please reply if interested

    $10 (Avg Bid)
    $10 Avg Bid
    1 bids

    Hello Freelancers, I would like to pass my table image through a FPGA microblaze (both with cache and without cache) and have a s deliverables the 2 new images we get as results. This is for TODAY. Thank you in advance :)

    $10 - $30
    $10 - $30
    0 bids

    ...deadline is today 8 September. Description In C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would like comments on the code and the new resulting image as deliverables. I attach the image table in the files section. Thank you a lot for your bidding

    $111 (Avg Bid)
    $111 Avg Bid
    1 bids

    ...median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would comments on the code and the resulting image as deliverables. 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works. Again comments on the code please. P.S.: 8 by 8 vhdl integer divider

    $25 (Avg Bid)
    $25 Avg Bid
    3 bids

    ... - 4 Relay switches to turn off/on lights, alarm sounds, etc ([login to view URL]) - Ethernet port ([login to view URL]) - Grove i2c sensor port for future sensors, and area to screw down 20mmx20mm board ([login to view URL]) - Buzzer (from

    $520 (Avg Bid)
    $520 Avg Bid
    4 bids

    Hello guys I will need these simple tasks for $10 - $15 USD until 6 or 7 of September. 1) in C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory) 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works I attach

    $28 (Avg Bid)
    $28 Avg Bid
    3 bids

    ...so i am looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned fields then you can place a bid. We will prefer fresh Freelancers

    $38 (Avg Bid)
    $38 Avg Bid
    112 bids

    ... i have got your conctact from Alessandro, a classmate. I am working on a easy Vhdl project, i already wrote all the code, the simolulation is working, but i need your help for two fast tasks: • I need to assign the pins on my FPGA, i can't find the correct pin of 2 serial signals. • i need you to check if the clock frequency is correct. Can you please

    $58 (Avg Bid)
    $58 Avg Bid
    1 bids

    verilog coding using putty or terminal. if you are interested i will give more information.

    $135 (Avg Bid)
    $135 Avg Bid
    27 bids

    I want help with system Verilog coding. I have a working code that I want revised a bit.

    $104 (Avg Bid)
    $104 Avg Bid
    9 bids

    mtech Verilog project

    $21 (Avg Bid)
    $21 Avg Bid
    19 bids

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    $180 (Avg Bid)
    $180 Avg Bid
    7 bids

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    $2830 (Avg Bid)
    $2830 Avg Bid
    15 bids

    ...site. x.25. Electronics Radio Circuits designing and Radio Frequency transmitters and receiver data communication experience required, preferably in Meteor burst technology. FPGA, Microcontroller interfacing, Motorola VHF transceiver experience preferred. The main Aim is Data communication through wireless communication link x.25. VHF Meteor burst transmitter

    $5742 (Avg Bid)
    $5742 Avg Bid
    11 bids

    ...Testing Video Production Landscape Design Online Writing Financial Analysis Drafting Package Design User Experience Design Moving Swift Autodesk Inventor Tattoo Design Call Center FPGA Handyman Microsoft SQL Server Digital Marketing Wikipedia Zbrush Carpentry Book Artist Procurement Database Development Raspberry Pi Wix VB.NET Sketching Email Developer

    $97 (Avg Bid)
    $97 Avg Bid
    16 bids

    ...control systems and code review process • Understanding international development process and inter-team cooperation • Experience with a task tracking systems, task estimations and time tracking. • Understanding digital electronics and ability to read schematics, analog electronics is a big plus but not obligatory • Experience with FPGA is an asset • Under...

    $22 / hr (Avg Bid)
    $22 / hr Avg Bid
    15 bids

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    $108 (Avg Bid)
    $108 Avg Bid
    12 bids

    implement Hough transform algorithm with FPGA with verilog in ISE input = 8*8 binary image

    $101 (Avg Bid)
    $101 Avg Bid
    2 bids

    I need consulting and code-writing for my FPGA board: [login to view URL] I have 6 PDM mics I got from Adafruit: [login to view URL] I want to do synchronized-recording of the audio from the mics into FPGA-board, and stream this recording

    $20 / hr (Avg Bid)
    $20 / hr Avg Bid
    9 bids

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    $131 (Avg Bid)
    $131 Avg Bid
    12 bids

    program with fpga to control TCP data and flow.

    $1122 (Avg Bid)
    $1122 Avg Bid
    21 bids

    programing fpga for mining ethereum

    $8786 (Avg Bid)
    $8786 Avg Bid
    22 bids

    In this project I need to optimize the code for Groestl miner VCU 1525 to smaller FPGA (Artix-7 XC7A200T). Groestl will be slightly modified and this modification will need to be reflected here. The optimal target speed is 50-70 MHs. (code [login to view URL]) You'll need to adjust the mining program for control and run

    $252 (Avg Bid)
    $252 Avg Bid
    6 bids

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    $4436 (Avg Bid)
    $4436 Avg Bid
    27 bids

    Problem statement: Use an Operating system driven FPGA/Aurdino/Rasberry/ARM(convinient one) hardware to transfer a PDF file to another device via Wi-Fi. Operating system is preferably Linux. It's preferable to have the smallest/ cheapest hardware. The hardware must have the option to integrate Wi-Fi and NFC modules.

    $186 (Avg Bid)
    $186 Avg Bid
    9 bids

    Please solve my problem, please teach the solution method and deliver the project file. This project is relevant to FPGA, Ubuntu. My problem is the following. =========================== I want to get image from Pcam 5C from Ubuntu running on ZYBO-Z7-20. First, I cloned this repository,([login to view URL]) and tested pre-built

    $111 (Avg Bid)
    $111 Avg Bid
    2 bids

    I am the engineering director of VLNComm. We develop the visible light communication system. The system includes an FPGA part. We use Xilinx Vivado as our development platform and Xilinx all programmable SoC as our hardware platform. The project involves transmitter and receiver design. We have implemented 4-PAM (pulse amplitude modulation) and one

    $4576 (Avg Bid)
    $4576 Avg Bid
    26 bids

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    $65 (Avg Bid)
    $65 Avg Bid
    18 bids

    ... Advance mining strategies 18. Different coins algorithm 19. Windows vs Linux 20. Alt coins mining 21. Exchanges, depths& liquidity 22. New coins and easy to mine coins 23. FPGA 24. Rigs maintenance 25. Pulling the plug 26. Profits strategy, [login to view URL] 27. Basic wallets 28. Shapeshift and cryptonator , alt coins for popular coins -JON 29. Critical success

    $465 (Avg Bid)
    $465 Avg Bid
    38 bids

    Hi, I've bought this board: [login to view URL] Here is the schematic: [login to view URL] The problem I ...ly/2uYIH8H Here is the schematic: [login to view URL] The problem I have is that this PCB board is too small to fit in my FPGA: [login to view URL] So, I want the same PCB (4 layers) with the properly dimensions to fit in my FPGA.

    $46 (Avg Bid)
    $46 Avg Bid
    27 bids

    I need FPGA developer that able to interface LED rgb modules to display video from Raspberry Pi either via Ethernet or Serial protocol (let's call it API from Raspberry to FPGA display).

    $1298 (Avg Bid)
    $1298 Avg Bid
    14 bids

    Implement Communication VHDL Comm port on Xilinx FPGA part

    $126 (Avg Bid)
    $126 Avg Bid
    16 bids