Verilog fpga project jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    2,639 verilog fpga project jobs found, pricing in USD

    Tcp sending on FPGA using verilog xgmii xilinx vivado

    $499 (Avg Bid)
    $499 Avg Bid
    2 bids

    This is an FPGA/Verilog project to send some TCP packets over 10g SFP+ network to a tcp server.

    $555 (Avg Bid)
    $555 Avg Bid
    1 bids
    FPGA programming. ABROAD. 5 days left
    VERIFIED

    ...software for me. I would like this software to be developed . You will have to program an FPGA card that I will provide, to work for crypto mining. I will provide the software that works under windows and Linux and you will have to make this software works with the FPGA that will provide to you. Software will have to be perfectly optimized. You will

    $4326 (Avg Bid)
    $4326 Avg Bid
    16 bids

    more details will be given in the chat

    $18 (Avg Bid)
    $18 Avg Bid
    15 bids
    SoundLocator 5 days left

    Android development of app client to send (internet) sound and inertial sampling Hardware design of server (FPGA/SoC) to compute RT responses of precise positioning and navigation, taking into account multipath, doppler effect by movement, .. Also desiderable "roaming" to GPS coordinates to map position

    $619 (Avg Bid)
    $619 Avg Bid
    14 bids

    I am looking for someone to modify the OpenCL code base of an AMD focused Crypto Mining Software and optimize it for OpenCL Based FPGA using this package [url removed, login to view] Please respond directly with any questions such as specific mining software and such.

    $2312 (Avg Bid)
    $2312 Avg Bid
    8 bids

    Help me to research and find a suitable FPGA board for my project.

    $33 (Avg Bid)
    $33 Avg Bid
    3 bids

    traffic light controller with priority for emergency vehicles ( Police, Ambulance and firefighters ), I need a state diagram, a working verilog description of the design ( the simulation only) and discussing the results of the simulator (showing the waveform of the simulation)

    $77 (Avg Bid)
    $77 Avg Bid
    1 bids

    I want to get a simple 3 layer (Input-Hidden-Output) layer neural network implemented on an FPGA. The network I wish to implement is a wide network with hidden neurons ~1000-2000. I want this to be implemented for highest data throughput with optimized resource utilization. Also want to software to be written for the implemented hardware.

    $174 (Avg Bid)
    $174 Avg Bid
    4 bids

    Details later.. I will check your BASIC.. And then recruit You

    $2222 (Avg Bid)
    $2222 Avg Bid
    3 bids

    Program a FPGA to work as a MC6803 on a device like a Digilent Cmod A7: Breadboardable Artix-7 FPGA Module. [url removed, login to view] . will need relevant information to program multiple devices.

    $45 (Avg Bid)
    $45 Avg Bid
    5 bids

    Small project on computer architecture

    $21 (Avg Bid)
    $21 Avg Bid
    20 bids

    I want to develop a serial interface on my FPGA board, serial communication from host done by Python.

    $157 (Avg Bid)
    $157 Avg Bid
    10 bids

    I need help to clear the error in verilog code to make the fpga work. > Modules are already created with 2 feature of audio effects (delay and musical instrument) >Need help to clear the error, edit the code and make it work in fpga > Only 1 bitstream can be generated

    $13 (Avg Bid)
    $13 Avg Bid
    1 bids

    I need the design of a microprocessor with 16 cores and 16 bit data bus with basic MIPS ISA, with 4 stage pipeline. I need the verilog code, testbench and physical design layout and testing (I will provide Synopsys tools)

    $566 (Avg Bid)
    $566 Avg Bid
    12 bids

    ...simple: I send 31 bytes from my computer to the FPGA (through UART), the FPGA makes some calculations and then I receive 54 bytes back to my PC (through UART again). The problem is that, I'm not receiving what is expected according to the simulation. Moreover, everytime I send the same bytes to the FPGA, I get back a different answer (which is not possible)

    $29 (Avg Bid)
    $29 Avg Bid
    21 bids

    ...re-write the FPGA firmware to accommodate a faster ADC chip. We are currently using an 80 MSPS 14 bit ADC (AD9245BCPZ-80), which is the fastest in that specific form factor. Ideally, we would like to go as high as 180 MSPS whilst keeping the board the same size. This would require some re-work of the board and a re-writing of the FPGA code. We do

    $36 / hr (Avg Bid)
    $36 / hr Avg Bid
    10 bids

    Design a serial interface using Python for communication with FPGA.

    $32 (Avg Bid)
    $32 Avg Bid
    5 bids

    ...direction data flow from FPGA to PC using: 1. Evaluation board Terasic DE0-CV ([url removed, login to view]) and 2. wiz830mj ([url removed, login to view]). The data should be sent to PC by TCP/IP protocol. The correct solution implies Verilog source code, which initializes

    $111 (Avg Bid)
    $111 Avg Bid
    1 bids