Image steganography implemented fpga using verilog jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    3,705 image steganography implemented fpga using verilog jobs found, pricing in USD

    I am building a tech blog about FPGA crypto mining. I need someone able to write tech articles, based on my request, about FPGA crypto mining. This is NOT something you can search on google and learn and write. Requirements: 1) You MUST have VERY GOOD knowledge about FPGAs 2) You MUST have VERY GOOD knowledge about crypto mining 3) You MUST be english/american

    $85 (Avg Bid)
    $85 Avg Bid
    15 bids

    Need a simplest matlab code for Image Steganography in image using lsb substitution and secret key on matlab.

    $43 (Avg Bid)
    $43 Avg Bid
    11 bids

    I have a DE1-SoC FPGA board. I need an image build with a Linux installation (doesn't really matter) and the linux-socfpga kernel; however, the device tree blob on the installation must recognize the onboard FPGA peripherals, especially the onboard ADC. The goal is to have a working Linux image file, which when burned to an SD card would load Linux

    $148 (Avg Bid)
    $148 Avg Bid
    4 bids
    Read data sensor 4 days left
    VERIFIED

    Read data of sensor on FPGA Xillinx. More details via messenger Freelancer.com with full requirements.

    $126 (Avg Bid)
    $126 Avg Bid
    11 bids
    Trophy icon Logo creation 6 hours left

    I ne...VERY nice logo in PNG and also JPG and TIFF Logo is about crypto mining using the FPGAs boards. To get a better idea you can search on google for "crypto mining" and for "vcu1525" "bcu1525" The logo text will be The MAIN TEXT is: FPGA BLOG dot TECH The secondary text it: The FPGA crypto mining reference website Do NOT use any BITCOIN ...

    $60 (Avg Bid)
    $60
    75 entries

    I have research paper for the paralel k-means algorithm implemented on hadoop map-reduce I need to apply the pseudo code of the paper exactly on Hadoop map-reduce to cluster given dataset in parallel

    $71 (Avg Bid)
    $71 Avg Bid
    8 bids

    I Want a GST Implemented Jewellery Shop Software developed in PHP codeigniter. For More Reference visit this link [login to view URL]

    $769 (Avg Bid)
    $769 Avg Bid
    19 bids

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $175 (Avg Bid)
    $175 Avg Bid
    11 bids

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $146 (Avg Bid)
    $146 Avg Bid
    2 bids

    The aim of the project is to design a BIST controller to insert and detect ...the faults (defect) like Read disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    $415 (Avg Bid)
    $415 Avg Bid
    2 bids

    Needs to hire 2 Fr...looking for designer to design Video object tracking : 1- CPU, CUDA based or FPGA accelerated algorithm . 2- Multi-target Detection/ tracking . 3- Moving object detection . 4- High accuracy , auto scaling , occlusion recovering . 5- fixed camera or moving camera. 6- Image Stabilization . 7- Move on Move tracking . 8- Low latency

    $1227 (Avg Bid)
    $1227 Avg Bid
    22 bids

    4.1. Login Request Method URL POST /v1/user/login Params Parameter Type URL type String Auth type — “facebook” or “google” token String Security token location Object User location in format {“lat”: …, “lng”: …} Response 200 { «status»: 200, «message»: «Ok» } 400 ...

    $504 (Avg Bid)
    $504 Avg Bid
    41 bids

    Hi! I need some help with DSP48E1 verilog instantiation.

    $4 / hr (Avg Bid)
    $4 / hr Avg Bid
    5 bids

    We are looking for someone with engineering background, preferably knowledge in FPGA related stuff to translate some tehnical documents. Google translate is not acceptable.

    $60 (Avg Bid)
    $60 Avg Bid
    26 bids

    Looking for a mentor in advanced FPGA development using Altera Max 10 FPGA board specifically.

    $19 / hr (Avg Bid)
    $19 / hr Avg Bid
    9 bids

    1. Identify a good value and properly sized CPLD/FPGA and toolset (toolset needs to be relatively easy to configure) to accommodate the required functionality. 2. Develop the CPLD/FPGA code. The device needs to take as inputs a set of states (from a microcontroller so either as an I2C command or as a 3 digital input code, along with 3 digital inputs

    $125 (Avg Bid)
    $125 Avg Bid
    17 bids

    I need a network of thermostats that send data over Power Line Communication to a router where it is then sent over Ethernet and stored on a server. I will need to have software to access and display the data in graph form. There are other components that I need that are not so detailed. I need consulting for the design and components to use for both the thermostats and the modem/router as well a...

    $144 (Avg Bid)
    $144 Avg Bid
    7 bids

    I need some help with selling my services. I am verilog/ matlab coder and I need customers . you find me a client , I write his/her code and you get paid %30 of the project budget

    $18 (Avg Bid)
    $18 Avg Bid
    2 bids

    ...square or rectangular with maximum dimensions of 9.5 cm x 9.5 cm. The PCB should hold 5 of the following boards: [login to view URL] There should be some minimal interconnection between the 5 boards (more details to be provided). The USB ports on each of the boards will be used only for programming

    $392 (Avg Bid)
    $392 Avg Bid
    23 bids

    We need an Android app that will be implemented with Xamarin. Later it should be possible to port the app quite simply to iOS. FUNCTIONALITY ========================================= The app consists of 3 skill games: 1. You have 4 buttons. One lights up and you have to tap it as fast as possible. 2. Balls are falling from top of the screen. You have

    $1324 (Avg Bid)
    $1324 Avg Bid
    46 bids

    I am looking for Xilinx SDx OpenCL expert, who can convert github miner project into FPGA hex file in Xilinx SDx. Don't bid if you do not have experience.

    $4992 (Avg Bid)
    $4992 Avg Bid
    8 bids

    Reading of sensor via PMOD on FPGA Xillinx. More details via messenger Freelancer.com with full requirements.

    $157 (Avg Bid)
    $157 Avg Bid
    3 bids

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    $154 (Avg Bid)
    $154 Avg Bid
    7 bids

    ...Budget up to $15usd for 1 hour work max! We have the attached 128*128 image, i just need some fixes and to run it and produce the new image after the median filter we pass it through microblaze FPGA in the c program. I specifucally want: 1. instead of arrays i want the resulting image to come off like a txt if possible 2. i want inside the code to include

    $22 (Avg Bid)
    $22 Avg Bid
    2 bids

    Hello everybody, I want a simple median filter in c embedded through a micriblaze fFPGA. I have some part of the code ready. i need it in 1 hour. If you got it lets talk :)

    $20 (Avg Bid)
    $20 Avg Bid
    1 bids

    I have designs that I would like implemented into an app. The app needs to use Objective-C and use JSQMessageViewController (I know it's deprecated but still want to use it). I can send over the designs and the assets once we approve the project.

    $624 (Avg Bid)
    $624 Avg Bid
    41 bids

    Hello dear, I have this image table i produced through c embedded median filter code. i want this table to be passed through an FPGA microblaze and then deliver the new image. Thats all. interested? it is for today

    $10 (Avg Bid)
    $10 Avg Bid
    1 bids

    Hello dear, I have this image table i produced through c embedded median filter code. i want this table to be passed through an FPGA microblaze and then deliver the new image. Thats all. interested? it is for today

    $10 (Avg Bid)
    $10 Avg Bid
    1 bids

    Hello Dear, I have an urgent quick project. I have an embedded median filter of a table image 128*128 in c. I have the c code ready already. I just need you to take the median image 8*8 a nd pass it through FPGA with and without cache memory and then deliver the new images we get. It is for today please reply if interested

    $10 (Avg Bid)
    $10 Avg Bid
    1 bids

    Hello Freelancers, I would like to pass my table image through a FPGA microblaze (both with cache and without cache) and have a s deliverables the 2 new images we get as results. This is for TODAY. Thank you in advance :)

    $10 - $30
    $10 - $30
    0 bids

    Hello guys I will n...Description In C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would like comments on the code and the new resulting image as deliverables. I attach the image table in the files section. Thank you a lot for your bidding :)

    $111 (Avg Bid)
    $111 Avg Bid
    1 bids

    ...pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would comments on the code and the resulting image as deliverables. 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works. Again comments on the code please. P.S.: 8 by 8 vhdl integer divider I attach the image table in

    $25 (Avg Bid)
    $25 Avg Bid
    3 bids

    small task to implement small feature which is already implemented in another project code is already present should complete before USA Sunday afternoon time . small task only. code is with me should work through team viewer .only apply if you can do it . angular 2 , ag-grid , sass , angular material

    $100 (Avg Bid)
    $100 Avg Bid
    10 bids

    I need java websockets implemented

    $41 (Avg Bid)
    $41 Avg Bid
    14 bids

    Knowledgeable in Mathlab to modified LSB Steganography in Mathlab

    $156 (Avg Bid)
    $156 Avg Bid
    23 bids

    snmpwalk implemented by erlang reference item: [login to view URL] Features: [login to view URL] snmp bulk walk an ip address(snmpm:sync_get_bulk2) a).if get tooBig error, cut MaxRep to 10; if still get tooBig, go to F020 b).if get other error, go to F020 c).if get timeout error, retries again. After he number of retries reaches the maximum

    $103 (Avg Bid)
    $103 Avg Bid
    3 bids

    Hello guys I ...in C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory) 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works I attach the image table in the files section. Thank you a lot for your bidding :)

    $28 (Avg Bid)
    $28 Avg Bid
    3 bids

    ...so i am looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned fields then you can place a bid. We will prefer fresh Freelancers

    $38 (Avg Bid)
    $38 Avg Bid
    112 bids

    ... I am working on a easy Vhdl project, i already wrote all the code, the simolulation is working, but i need your help for two fast tasks: • I need to assign the pins on my FPGA, i can't find the correct pin of 2 serial signals. • i need you to check if the clock frequency is correct. Can you please help me , i need go deliver the project asap :).

    $58 (Avg Bid)
    $58 Avg Bid
    1 bids

    verilog coding using putty or terminal. if you are interested i will give more information.

    $135 (Avg Bid)
    $135 Avg Bid
    27 bids

    I want help with system Verilog coding. I have a working code that I want revised a bit.

    $104 (Avg Bid)
    $104 Avg Bid
    9 bids

    I need stock market charts implemented into my site, with information accompanying the stock.

    $481 (Avg Bid)
    $481 Avg Bid
    29 bids

    mtech Verilog project

    $21 (Avg Bid)
    $21 Avg Bid
    19 bids

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    $180 (Avg Bid)
    $180 Avg Bid
    7 bids

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    $2830 (Avg Bid)
    $2830 Avg Bid
    15 bids

    I have a website in which I want that when user come on it and do some activity on the site, the live streaming must start and start capturing the video. The video must be saved somewhere to be accessible for later use. You can save that on our server, on youtube, on google or anywhere on web. You can use any API for live streaming. If you have previous experience, that will be appreciated. Than...

    $181 (Avg Bid)
    $181 Avg Bid
    10 bids

    ...site. x.25. Electronics Radio Circuits designing and Radio Frequency transmitters and receiver data communication experience required, preferably in Meteor burst technology. FPGA, Microcontroller interfacing, Motorola VHF transceiver experience preferred. The main Aim is Data communication through wireless communication link x.25. VHF Meteor burst transmitter

    $5742 (Avg Bid)
    $5742 Avg Bid
    11 bids

    ...Testing Video Production Landscape Design Online Writing Financial Analysis Drafting Package Design User Experience Design Moving Swift Autodesk Inventor Tattoo Design Call Center FPGA Handyman Microsoft SQL Server Digital Marketing Wikipedia Zbrush Carpentry Book Artist Procurement Database Development Raspberry Pi Wix VB.NET Sketching Email Developer

    $97 (Avg Bid)
    $97 Avg Bid
    16 bids

    ...task estimations and time tracking. • Understanding digital electronics and ability to read schematics, analog electronics is a big plus but not obligatory • Experience with FPGA is an asset • Understanding blue prints, engineering drawings and familiarity with PCBs • Experience with measurement instruments (multimeter, oscilloscope). Basic soldering

    $22 / hr (Avg Bid)
    $22 / hr Avg Bid
    15 bids

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    $108 (Avg Bid)
    $108 Avg Bid
    12 bids